Parallel and Fault-Tolerant Routing in Nanoscale Spin-Wave Architectures
نویسندگان
چکیده
1 Authors are listed in alphabetical order 2 Mary M. Eshaghian-Wilner is a Patent Agent at the Electronics Practice Group of Foley & Lardner, LLP. She is also an Adjunct Professor of Electrical Engineering at the University of California, Los Angeles. Abstract In this paper, we present a number of parallel and fault-tolerant routing schemes for a set of nanoscale spin-wave architectures. The architectures considered here have several features, including the ability to simultaneously transmit multiple data on the same spinwave bus using different frequencies, as well as the capability to perform concurrent writes. These parallel features result in several parallel and fault-tolerant routing schemes that are investigated here. By alternating paths to transmit data, the spin-wave architectures can be reconfigured to avoid various faults present in the underlying switches, hence rendering a set of fault-tolerant architectures.
منابع مشابه
Reliability and Performance Evaluation of Fault-aware Routing Methods for Network-on-Chip Architectures (RESEARCH NOTE)
Nowadays, faults and failures are increasing especially in complex systems such as Network-on-Chip (NoC) based Systems-on-a-Chip due to the increasing susceptibility and decreasing feature sizes. On the other hand, fault-tolerant routing algorithms have an evident effect on tolerating permanent faults and improving the reliability of a Network-on-Chip based system. This paper presents reliabili...
متن کاملGeneric Parallel Processing Techniques for Nanoscale Spin-Wave Architectures
1 Authors are listed in alphabetical order 2 Mary M. Eshaghian-Wilner is a Patent Agent at the Electronics Practice Group of Foley & Lardner, LLP. She is also an Adjunct Professor of Electrical Engineering at the University of California, Los Angeles. Abstract In this paper, we study the algorithm design aspects of three newly developed spin-wave architectures. The architectures are capable of ...
متن کاملCAFT: Cost-aware and Fault-tolerant routing algorithm in 2D mesh Network-on-Chip
By increasing, the complexity of chips and the need to integrating more components into a chip has made network –on- chip known as an important infrastructure for network communications on the system, and is a good alternative to traditional ways and using the bus. By increasing the density of chips, the possibility of failure in the chip network increases and providing correction and fault tol...
متن کاملGraceful deadlock-free fault-tolerant routing algorithm for 3D Network-on-Chip architectures
Three-Dimensional Networks-on-Chip (3D-NoC) has been presented as an auspicious solution merging the high parallelism of Network-on-Chip (NoC) interconnect paradigm with the high-performance and lower interconnect-power of 3-dimensional integration circuits. However, 3D-NoC systems are exposed to a variety of manufacturing and design factors making them vulnerable to different faults that cause...
متن کاملA Case Study of Fault Tolerant Routing Mechanism for Torus Embedded Hypercube Interconnection Network for Parallel Architecture
This paper describes a fault-tolerant routing mechanism to facilitate data routing in Torus embedded hypercube interconnection network subject to node failures in parallel computing. It is shown that by only using feasible paths routing can be substantially simplified. Though there are algorithms for fault tolerant communication in torus and hypercube networks, there exits no efficient algorith...
متن کامل